

1/17






Fig. 2



The diagram illustrates a 10-bit digital-to-analog converter (DAC) circuit. The main circuit is divided into two sections, 10 and 31, which are connected to a common output line 40B. Section 10 includes a 10-bit digital input (SWLn-1, SWLn, SWL0, SWL1) and a 10-bit digital output (EQi, EQj). Section 31 includes a 10-bit digital input (IS0i, IS0j, YG, NSA, PSA, IS0i, EQi) and a 10-bit digital output (EQj, IS0j, YG, NSA, PSA, IS0i, EQi). The circuit uses a series of transistors (MN1-MN22, MP1-MP4) and capacitors (C1-C4, C5-C10, C11-C14, C15-C18, C19-C22) to convert the digital input into an analog output. The output line 40B is connected to a reference voltage divider (43) which provides a reference voltage (Vref) to the output stage. The output stage (40B) includes a 10-bit digital input (EQi, EQj) and a 10-bit digital output (EQj, IS0j, YG, NSA, PSA, IS0i, EQi).

4/17

Fig. 4






Fig. 5




6/17

Fig. 6A




7/17

Fig. 6B




8/17

Fig. 7A



9/17

Fig. 7B



10/17

Fig. 7C






FIG 8A	FIG 8B
--------	--------



12/17

Fig. 8B



Fi. 9




Fig. 10





FIG 11A
FIG 11B



16/17

Fig. 11B




Fig. 12

